MCP17128CN vs XC17128D-PD8I feature comparison

MCP17128CN Motorola Mobility LLC

Buy Now Datasheet

XC17128D-PD8I AMD Xilinx

Buy Now Datasheet
Part Life Cycle Code Obsolete Obsolete
Ihs Manufacturer MOTOROLA INC XILINX INC
Part Package Code DIP DIP
Package Description DIP, DIP, DIP8,.3
Pin Count 8 8
Reach Compliance Code unknown compliant
ECCN Code EAR99
HTS Code 8542.32.00.71
JESD-30 Code R-PDIP-T8 R-PDIP-T8
Length 9.78 mm 9.3599 mm
Memory Density 131072 bit 131072 bit
Memory IC Type OTP ROM CONFIGURATION MEMORY
Memory Width 1 1
Number of Functions 1 1
Number of Terminals 8 8
Number of Words 131072 words 131072 words
Number of Words Code 128000 128000
Operating Mode SYNCHRONOUS SYNCHRONOUS
Operating Temperature-Max 70 °C 85 °C
Operating Temperature-Min -40 °C
Organization 128KX1 128KX1
Output Characteristics 3-STATE 3-STATE
Package Body Material PLASTIC/EPOXY PLASTIC/EPOXY
Package Code DIP DIP
Package Shape RECTANGULAR RECTANGULAR
Package Style IN-LINE IN-LINE
Parallel/Serial SERIAL SERIAL
Qualification Status Not Qualified Not Qualified
Seated Height-Max 4.45 mm 4.5974 mm
Supply Voltage-Max (Vsup) 6 V 5.5 V
Supply Voltage-Min (Vsup) 4.5 V 4.5 V
Supply Voltage-Nom (Vsup) 5 V 5 V
Surface Mount NO NO
Technology CMOS CMOS
Temperature Grade COMMERCIAL INDUSTRIAL
Terminal Form THROUGH-HOLE THROUGH-HOLE
Terminal Pitch 2.54 mm 2.54 mm
Terminal Position DUAL DUAL
Width 7.62 mm 7.62 mm
Base Number Matches 2 1
Rohs Code No
Additional Feature USED FOR STORING THE CONFIGURATION BITSTREAMS OF XILINX FPGAS
Clock Frequency-Max (fCLK) 12.5 MHz
I/O Type COMMON
JESD-609 Code e0
Moisture Sensitivity Level 1
Package Equivalence Code DIP8,.3
Power Supplies 5 V
Standby Current-Max 0.00005 A
Supply Current-Max 0.01 mA
Terminal Finish Tin/Lead (Sn85Pb15)

Compare MCP17128CN with alternatives

Compare XC17128D-PD8I with alternatives