Parametric results for: CY7C342B-25JCT under Programmable Logic Devices

All Filters Additional Feature Clock Frequency-Max JESD-30 Code Length Manufacturer Number of Dedicated Inputs Number of I/O Lines Number of Terminals Operating Temperature-Max Operating Temperature-Min Organization Output Function Package Body Material Package Code Package Equivalence Code Package Shape Package Style Part Life Cycle Code Programmable Logic Type Propagation Delay Qualification Status Seated Height-Max Supply Voltage-Max Supply Voltage-Min Supply Voltage-Nom Surface Mount Technology Temperature Grade Terminal Form

LABS INTERCONNECTED BY PIA; 8 LABS; 128 MACROCELLS; 1 EXTERNAL CLOCK; SHARED INPUT/CLOCK 1

1 hit Apply

62.5 MHz 1

1 hit Apply

S-PQCC-J68 1

1 hit Apply

24.2316 mm 1

1 hit Apply

Manufacturer (1)

Cypress Semiconductor 1

1 hit Apply

Number of Dedicated Inputs (1)

7 1

1 hit Apply

Number of I/O Lines (1)

52 1

1 hit Apply

68 1

1 hit Apply

70.0 °C 1

1 hit Apply

0.0 °C 1

1 hit Apply

7 DEDICATED INPUTS, 52 I/O 1

1 hit Apply

MACROCELL 1

1 hit Apply

PLASTIC/EPOXY 1

1 hit Apply

QCCJ 1

1 hit Apply

LDCC68,1.0SQ 1

1 hit Apply

Package Shape (1)

SQUARE 1

1 hit Apply

CHIP CARRIER 1

1 hit Apply

Obsolete 1

1 hit Apply

Programmable Logic Type (1)

OT PLD 1

1 hit Apply

Propagation Delay (1)

40 ns 1

1 hit Apply

Not Qualified 1

1 hit Apply

5.08 mm 1

1 hit Apply

5.25 V 1

1 hit Apply

4.75 V 1

1 hit Apply

Supply Voltage-Nom (1)

5 V 1

1 hit Apply

YES 1

1 hit Apply

CMOS 1

1 hit Apply

Temperature Grade (1)

COMMERCIAL 1

1 hit Apply

J BEND 1

1 hit Apply