Datasheets
XCVU13P-2FIGD2104E by:
AMD
AMD
AMD Xilinx
Not Found

Field Programmable Gate Array, 3780000-Cell, PBGA2104,

Part Details for XCVU13P-2FIGD2104E by AMD

Results Overview of XCVU13P-2FIGD2104E by AMD

Tip: Data for a part may vary between manufacturers. You can filter for manufacturers on the top of the page next to the part image and part number.

XCVU13P-2FIGD2104E Information

XCVU13P-2FIGD2104E by AMD is a Field Programmable Gate Array.
Field Programmable Gate Arrays are under the broader part category of Programmable Logic Devices.

Programmable Logic Devices (PLDs) are reconfigurable digital components that can be customized for different applications, offering flexibility and improved performance over fixed logic devices. Read more about Programmable Logic Devices on our Programmable Logic part category page.

Price & Stock for XCVU13P-2FIGD2104E

Part # Distributor Description Stock Price Buy
DISTI # XCVU13P-2FIGD2104E-ND
DigiKey IC FPGA 676 I/O 2104FCBGA Min Qty: 1 Lead time: 20 Weeks Container: Tray Temporarily Out of Stock
  • 1 $78,153.7500
$78,153.7500 Buy Now
DISTI # XCVU13P-2FIGD2104E
Avnet Silica Xilinx Commercial Virtex UltraScale FPGA 3780000 System Logic Cells 3456000 CLB FlipFlops 945Mb RAM ... 752 IO Mid Speed Grade Surface Mount 2104Ball FPBGA Extended Temperature Tray (Alt: XCVU13P-2FIGD2104E) more RoHS: Compliant Min Qty: 1 Package Multiple: 10 Lead time: 21 Weeks, 0 Days Silica - 0
Buy Now
DISTI # XCVU13P-2FIGD2104E
EBV Elektronik Xilinx Commercial Virtex UltraScale FPGA 3780000 System Logic Cells 3456000 CLB FlipFlops 945Mb RAM ... 752 IO Mid Speed Grade Surface Mount 2104Ball FPBGA Extended Temperature Tray (Alt: XCVU13P-2FIGD2104E) more RoHS: Compliant Min Qty: 1 Package Multiple: 10 Lead time: 22 Weeks, 0 Days EBV - 0
Buy Now

Part Details for XCVU13P-2FIGD2104E

XCVU13P-2FIGD2104E CAD Models

There are no models available for this part yet.

Sign in to request this CAD model.

Register or Sign In

XCVU13P-2FIGD2104E Part Data Attributes

XCVU13P-2FIGD2104E AMD
Buy Now Datasheet
Compare Parts:
XCVU13P-2FIGD2104E AMD Field Programmable Gate Array, 3780000-Cell, PBGA2104,
Select a part to compare:
Rohs Code Yes
Part Life Cycle Code Active
Ihs Manufacturer ADVANCED MICRO DEVICES INC
Package Description BGA-2104
Reach Compliance Code not_compliant
Factory Lead Time 20 Weeks
Samacsys Manufacturer AMD
JESD-30 Code S-PBGA-B2104
JESD-609 Code e1
Length 52.5 mm
Number of CLBs 216000
Number of Inputs 832
Number of Logic Cells 3780000
Number of Outputs 832
Number of Terminals 2104
Operating Temperature-Max 100 °C
Operating Temperature-Min
Organization 216000 CLBS
Package Body Material PLASTIC/EPOXY
Package Code BGA
Package Equivalence Code BGA2104,46X46,40
Package Shape SQUARE
Package Style GRID ARRAY
Programmable Logic Type FIELD PROGRAMMABLE GATE ARRAY
Seated Height-Max 4.59 mm
Supply Voltage-Max 0.876 V
Supply Voltage-Min 0.825 V
Supply Voltage-Nom 0.85 V
Surface Mount YES
Temperature Grade OTHER
Terminal Finish TIN SILVER COPPER
Terminal Form BALL
Terminal Pitch 1 mm
Terminal Position BOTTOM
Width 52.5 mm

Alternate Parts for XCVU13P-2FIGD2104E

This table gives cross-reference parts and alternative options found for XCVU13P-2FIGD2104E. The Form Fit Function (FFF) tab will give you the options that are more likely to serve as direct pin-to-pin alternates or drop-in parts. The Functional Equivalents tab will give you options that are likely to match the same function of XCVU13P-2FIGD2104E, but it may not fit your design. Always verify details of parts you are evaluating, as these parts are offered as suggestions for what you are looking for and are not guaranteed.

Part Number Manufacturer Composite Price Description Compare
XCVU13P-2FIGD2104E AMD Xilinx Check for Price Field Programmable Gate Array, XCVU13P-2FIGD2104E vs XCVU13P-2FIGD2104E
Part Number Manufacturer Composite Price Description Compare
XCVU13P-2FIGD2104I AMD Xilinx Check for Price Field Programmable Gate Array, XCVU13P-2FIGD2104E vs XCVU13P-2FIGD2104I
XCVU13P-2FHGB2104I AMD $77,002.3377 Field Programmable Gate Array, 3780000-Cell, PBGA2104, XCVU13P-2FIGD2104E vs XCVU13P-2FHGB2104I
XCVU13P-2FHGA2104I AMD Check for Price Field Programmable Gate Array, 3780000-Cell, PBGA2104, XCVU13P-2FIGD2104E vs XCVU13P-2FHGA2104I
XCVU13P-2FHGB2104I AMD Xilinx Check for Price Field Programmable Gate Array, XCVU13P-2FIGD2104E vs XCVU13P-2FHGB2104I
XCVU13P-2FHGC2104I AMD Xilinx Check for Price Field Programmable Gate Array, XCVU13P-2FIGD2104E vs XCVU13P-2FHGC2104I
XCVU13P-2FHGA2104E AMD $6,396.7141 Field Programmable Gate Array, 3780000-Cell, PBGA2104, XCVU13P-2FIGD2104E vs XCVU13P-2FHGA2104E
XCVU13P-2FHGA2104E AMD Xilinx Check for Price Field Programmable Gate Array, XCVU13P-2FIGD2104E vs XCVU13P-2FHGA2104E
XCVU13P-2FHGB2104E AMD Xilinx Check for Price Field Programmable Gate Array, XCVU13P-2FIGD2104E vs XCVU13P-2FHGB2104E
XCVU13P-2FSGA2577E AMD Check for Price Field Programmable Gate Array, 3780000-Cell, PBGA2577, XCVU13P-2FIGD2104E vs XCVU13P-2FSGA2577E
XCVU13P-2FSGA2577I AMD Xilinx Check for Price Field Programmable Gate Array, XCVU13P-2FIGD2104E vs XCVU13P-2FSGA2577I

XCVU13P-2FIGD2104E Related Parts

XCVU13P-2FIGD2104E Frequently Asked Questions (FAQ)

  • AMD provides a PCB design guide and layout recommendations in the XCVU13P FPGA PCB Design Guide (UG575) and the 7 Series FPGAs PCB Design and Pin Planning Guide (UG583). Additionally, AMD recommends a 4-6 layer PCB stackup with a minimum of two power planes and two ground planes.

  • To optimize power consumption, use the Xilinx Power Estimator (XPE) tool to estimate power consumption and follow the power reduction techniques outlined in the XCVU13P FPGA Power Management Guide (UG574). For thermal management, ensure proper airflow, use a heat sink or fan, and follow the thermal design guidelines in the XCVU13P FPGA Package and Thermal Design Guide (UG576).

  • AMD recommends using a single, high-quality clock source and distributing it to the FPGA using a clock tree. For reset strategies, use a synchronous reset and follow the guidelines outlined in the XCVU13P FPGA Clocking and Reset Guide (UG577).

  • To ensure signal integrity, follow the signal integrity guidelines in the XCVU13P FPGA PCB Design Guide (UG575) and use IBIS models to simulate signal behavior. For EMI minimization, use a shielded enclosure, follow the EMI reduction techniques outlined in the XCVU13P FPGA EMI and RFI Guide (UG578), and ensure proper PCB layout and decoupling.

  • The XCVU13P FPGA is supported by AMD's Vitis Unified Software Platform, which includes the Vitis IDE, Vivado Design Suite, and the Xilinx Software Development Kit (SDK). Supported operating systems include Windows, Linux, and macOS.