Part Details for XC3S200-5FTG256C by AMD
Overview of XC3S200-5FTG256C by AMD
- Distributor Offerings: (1 listing)
- Number of FFF Equivalents: (0 replacements)
- CAD Models: (Request Part)
- Number of Functional Equivalents: (0 options)
- Part Data Attributes: (Available)
- Reference Designs: (Not Available)
Tip: Data for a part may vary between manufacturers. You can filter for manufacturers on the top of the page next to the part image and part number.
Price & Stock for XC3S200-5FTG256C
| Part # | Distributor | Description | Stock | Price | Buy | |
|---|---|---|---|---|---|---|
|
DISTI #
XC3S200-5FTG256C
|
Avnet Americas | FPGA Spartan-3 Family 200K Gates 4320 Cells 725MHz 90nm Technology 1.2V 256-Pin FTBGA - Trays (Alt: XC3S200-5FTG256C) RoHS: Compliant Min Qty: 1 Package Multiple: 1 Container: Tray | 144 |
|
RFQ |
Part Details for XC3S200-5FTG256C
XC3S200-5FTG256C CAD Models
XC3S200-5FTG256C Part Data Attributes
|
|
XC3S200-5FTG256C
AMD
Buy Now
Datasheet
|
Compare Parts:
XC3S200-5FTG256C
AMD
Field Programmable Gate Array, 480 CLBs, 200000 Gates, 725MHz, 4320-Cell, CMOS, PBGA256, 17 X 17 MM, LEAD FREE, FTBGA-256
|
| Rohs Code | Yes | |
| Part Life Cycle Code | Obsolete | |
| Ihs Manufacturer | ADVANCED MICRO DEVICES INC | |
| Package Description | 17 X 17 MM, LEAD FREE, FTBGA-256 | |
| Reach Compliance Code | compliant | |
| Samacsys Manufacturer | AMD | |
| Clock Frequency-Max | 725 MHz | |
| Combinatorial Delay of a CLB-Max | 0.53 ns | |
| JESD-30 Code | S-PBGA-B256 | |
| JESD-609 Code | e1 | |
| Length | 17 mm | |
| Moisture Sensitivity Level | 3 | |
| Number of CLBs | 480 | |
| Number of Equivalent Gates | 200000 | |
| Number of Inputs | 173 | |
| Number of Logic Cells | 4320 | |
| Number of Outputs | 173 | |
| Number of Terminals | 256 | |
| Operating Temperature-Max | 85 °C | |
| Operating Temperature-Min | ||
| Organization | 480 CLBS, 200000 GATES | |
| Package Body Material | PLASTIC/EPOXY | |
| Package Code | LBGA | |
| Package Equivalence Code | BGA256,16X16,40 | |
| Package Shape | SQUARE | |
| Package Style | GRID ARRAY, LOW PROFILE | |
| Peak Reflow Temperature (Cel) | 260 | |
| Programmable Logic Type | FIELD PROGRAMMABLE GATE ARRAY | |
| Qualification Status | Not Qualified | |
| Seated Height-Max | 1.55 mm | |
| Supply Voltage-Max | 1.26 V | |
| Supply Voltage-Min | 1.14 V | |
| Supply Voltage-Nom | 1.2 V | |
| Surface Mount | YES | |
| Technology | CMOS | |
| Temperature Grade | OTHER | |
| Terminal Finish | TIN SILVER COPPER | |
| Terminal Form | BALL | |
| Terminal Pitch | 1 mm | |
| Terminal Position | BOTTOM | |
| Time@Peak Reflow Temperature-Max (s) | 30 | |
| Width | 17 mm |