We use Cookies to give you best experience on our website. By using our website and services, you expressly agree to the placement of our performance, functionality and advertising cookies. Please see our Privacy Policy for more information.

Findchips Blog
Microcontrollers and Processors / Parallel IO Ports / TCA95
TCA95 by:
Texas Instruments
Infineon Technologies AG
Texas Instruments
Viking Tech Corp
Not Found

Part Details for TCA95 by Texas Instruments

Results Overview of TCA95 by Texas Instruments

Tip: Data for a part may vary between manufacturers. You can filter for manufacturers on the top of the page next to the part image and part number.

TCA95 Information

TCA95 by Texas Instruments is a Parallel IO Port.
Parallel IO Ports are under the broader part category of Microcontrollers and Processors.

Microcontrollers (MCUs) are small, low-power integrated circuits used to control embedded systems. Microcontrollers are primarily used to automate and control devices. Read more about Microcontrollers and Processors on our Microcontrollers and Processors part category page.

Available Datasheets

Part # Manufacturer Description Datasheet
TCA9535PWR Texas Instruments Remote 16-Bit I<sup>2</sup>C and SMBus, Low-Power I/O Expander With Interrupt Output and Config Registers 24-TSSOP -40 to 85
TCA9554APWR Texas Instruments Remote 8-Bit I<sup>2</sup>C and SMBus I/O Expander 16-TSSOP -40 to 85
TCA9543APWR Texas Instruments 2-Channel I<sup>2</sup>C Bus Switch With Interrupt Logic and Reset 14-TSSOP -40 to 85
Parametric Data

Part Details for TCA95

TCA95 CAD Models

There are no models available for this part yet.

Sign in to request this CAD model.

Register or Sign In

Resources and Additional Insights for TCA95

Reference Designs related to TCA95

  • 24V: 3A Class 8 PoE PD reference design with external hot swap and telemetry
  • Dual-input redundant PoE Class 6 PD with smooth transition and telemetry reference design
  • Multichannel RF transceiver reference design for radar applications
    This reference design: an 8-channel analog front end (AFE): is demonstrated using two AFE7444 4-channel RF transceivers and a LMK04828-LMX2594 based clocking subsystem which can enable designs to scale to 16 or more channels. Each AFE channel consists of a 14-bit: 9-GSPS DAC and a 3-GSPS ADC that is synchronized to less than 10ps skew with > 75-dB dynamic range at 2.6 GHz.
  • Inductive touch and magnetic dial contactless user-interface reference design
  • TIDM-SOLAR-ONEPHINV C2000™ 太阳能 DC/AC 单相逆变器
    This design is a digitally controlled, grid-tied, single phase, full-bridge DC/AC inverter stage for use in central or string solar inverters. It is a companion to TI Design TIDM-SOLAR-DCDC, a front-end DC/DC converter with maximum power point tracking (MPPT). Together, the TIDM-SOLAR-DCDC and th
  • Energy Efficient and Isolated CANopen Interface Reference Design
    CAN and CANopen are legacy fieldbus protocols used in many applications in factory automation. Whenever high voltage could damage the end equipment there is need for isolation. Today’s smart factories utilize several energy efficient automation nodes. This reference design: which incorporates the ISO1050 and SN6501 devices: is built as a BeagleBone Black CAPE. The design can then  be easily tested on the BeagleBone Black development board using the existing Linux software infrastructure.
  • Scalable 20.8 GSPS reference design for 12 bit digitizers
    This reference design describes a 20.8 GSPS sampling system using RF sampling analog-to-digital converters (ADCs) in time interleaved configuration. Time interleaving method is a proven and traditional way of increasing sample rate: however: matching individual ADCs offset: gain and sampling time mismatch is critical to achieve performance. The complexity of interleaving increases with higher sampling clock. The phase matching between the ADCs is one of the critical specifications to achieve better SFDR and ENOB. This reference design uses the noiseless aperture delay adjustment feature on ADC12DJ5200RF with a 19 fs precise phase control steps that eases 20.8 GSPS interleaving implementation. The reference design uses on-board low noise JESD204B clock generator based on LMK04828 and LMX2594 that meets 12 bit system performance requirement.
  • Flexible 3.2-GSPS multi-channel AFE reference design for DSOs: radar and 5G wireless test systems
    This high speed multi-channel data capture reference design enables optimum system performance. System designers needs to consider critical design parameters like clock jitter and skew for high speed multi-channel clock generation: which affects overall system SNR: SFDR: channel to channel skew and deterministic latency. This reference design demonstrates multi-channel AFE and clock solution using high speed data converters with JESD204B: high speed amplifiers: high performance clocks and low noise power solutions to achieve optimum system performance
  • Low-noise power supply reference design maximizing performance in 12.8-GSPS data acquisition systems
    This reference design demonstrates an efficient: low noise 5-rail power-supply design for very high-speed DAQ systems capable of > 12.8 GSPS. The power supply DC/DC converters are frequency synchronized and phase-shifted in order to minimize input current ripple and control frequency content. Furthermore: any potential radiated electromagnetic interference (EMI) is minimized by using high performance HotRodTM packaging technology.
  • 12.8-GSPS analog front end reference design for high-speed oscilloscope and wide-band digitizer
    This reference design provides a practical example of interleaved RF-sampling analog-to-digital converters (ADCs) to achieve a 12.8-GSPS sampling rate. This is achieved by time-terleaving two RF-sampling ADCs. Interleaving requires a phase shift between the ADCs: which this reference design achieves using the Noiseless Aperture Delay Adjustment (tAD Adjust) feature of the ADC12DJ3200. This feature is also used to minimize mismatches typical of interleaved ADCs: maximizing SNR: ENOB: and SFDR performance. A low phase noise clocking tree with JESD204B support is also featured on this reference design: and it is implemented using the LMX2594 wideband PLL and the LMK04828 synthesizer and jitter cleaner.
  • Reference design synchronizing data converter DDC and NCO features for multi-channel RF systems
    This reference design provides the solution for synchronization design challenges associated with emerging 5G adapted applications like massive multiple input multiple output (mMIMO): phase array RADAR and communication payload. The typical RF front end contains antenna: low noise amplifier (LNA): mixer : local oscillator (LO) in analog domain and analog to digital converter: numerical controlled oscillator (NCO) and digital down converter (DDC) in digital domain. To achieve overall system synchronization these digital blocks need to be synchronize with system clock. This reference design uses ADC12DJ3200 data converter: achieve less than 5-ps channel-to-channel skew across multiple receiver with deterministic latency by synchronizing on chip NCO with SYNC~ and uses noiseless aperture delay adjustment (tAD Adjust) feature to further reduce skew. This design also provides a very low phase noise clocking solution based the LMX2594 wide band PLL and the LMK04828 synthesizer and jitter cleaner.