Part Details for CY8C28000-24PVXI by Cypress Semiconductor
Overview of CY8C28000-24PVXI by Cypress Semiconductor
- Distributor Offerings: (1 listing)
- Number of FFF Equivalents: (0 crosses)
- CAD Models: (Request Part)
- Number of Functional Equivalents: (0 crosses)
- Part Data Attributes: (Available)
- Reference Designs: (Available)
Tip: Data for a part may vary between manufacturers. You can filter for manufacturers on the top of the page next to the part image and part number.
Applications
Internet of Things (IoT)
Environmental Monitoring
Space Technology
Industrial Automation
Financial Technology (Fintech)
Smart Cities
Transportation and Logistics
Agriculture Technology
Virtual Reality (VR), Augmented Reality (AR), and Vision Systems
Medical Imaging
Automotive
Education and Research
Consumer Electronics
Security and Surveillance
Audio and Video Systems
Computing and Data Storage
Aerospace and Defense
Healthcare
Renewable Energy
Electronic Manufacturing
Communication and Networking
Robotics and Drones
Price & Stock for CY8C28000-24PVXI
Part # | Distributor | Description | Stock | Price | Buy | |
---|---|---|---|---|---|---|
|
Rochester Electronics | Multifunction Peripheral, CMOS, PDSO56 ' RoHS: Compliant Status: Obsolete Min Qty: 1 | 70 |
|
$4.4200 / $5.2000 | Buy Now |
Part Details for CY8C28000-24PVXI
CY8C28000-24PVXI CAD Models
CY8C28000-24PVXI Part Data Attributes:
|
CY8C28000-24PVXI
Cypress Semiconductor
Buy Now
Datasheet
|
Compare Parts:
CY8C28000-24PVXI
Cypress Semiconductor
Multifunction Peripheral, CMOS, PDSO56, LEAD FREE, SSOP-56
|
Rohs Code | Yes | |
Part Life Cycle Code | Transferred | |
Ihs Manufacturer | CYPRESS SEMICONDUCTOR CORP | |
Part Package Code | SSOP | |
Package Description | LEAD FREE, SSOP-56 | |
Pin Count | 56 | |
Reach Compliance Code | compliant | |
HTS Code | 8542.39.00.01 | |
Additional Feature | ALSO OPERATES AT 3V MINIMUM SUPPLY | |
Address Bus Width | ||
Bit Size | 8 | |
Boundary Scan | NO | |
Bus Compatibility | USB | |
CPU Family | M8C | |
Clock Frequency-Max | 24 MHz | |
External Data Bus Width | ||
JESD-30 Code | R-PDSO-G56 | |
JESD-609 Code | e4 | |
Length | 18.415 mm | |
Moisture Sensitivity Level | 3 | |
Number of I/O Lines | 44 | |
Number of Terminals | 56 | |
Operating Temperature-Max | 85 °C | |
Operating Temperature-Min | -40 °C | |
Package Body Material | PLASTIC/EPOXY | |
Package Code | SSOP | |
Package Equivalence Code | SSOP56,.4 | |
Package Shape | RECTANGULAR | |
Package Style | SMALL OUTLINE, SHRINK PITCH | |
Peak Reflow Temperature (Cel) | 260 | |
Qualification Status | Not Qualified | |
RAM (bytes) | 1024 | |
RAM (words) | 512 | |
ROM (words) | 16384 | |
ROM Programmability | FLASH | |
Seated Height-Max | 2.794 mm | |
Speed | 24 MHz | |
Supply Current-Max | 14 mA | |
Supply Voltage-Max | 5.25 V | |
Supply Voltage-Min | 4.75 V | |
Supply Voltage-Nom | 5 V | |
Surface Mount | YES | |
Technology | CMOS | |
Temperature Grade | INDUSTRIAL | |
Terminal Finish | NICKEL PALLADIUM GOLD | |
Terminal Form | GULL WING | |
Terminal Pitch | 0.635 mm | |
Terminal Position | DUAL | |
Time@Peak Reflow Temperature-Max (s) | 30 | |
Width | 7.505 mm |
Resources and Additional Insights for CY8C28000-24PVXI
Reference Designs related to CY8C28000-24PVXI
-
DTMF Detector
This element describes the implementation of a dual-tone multiple frequency (DTMF) detector.
-
Multi-Channel Fan Speed Control System
This element describes the implementation of a multi-channel fan speed control system. The proposed implementation shows how to use low-cost, two-wire fans in different temperature control systems.
-
WUSB-NL Radio Driver API Guide
The WUSB-NL radio driver provides users with a consistent interface to the WUSB-NL radio. The driver is designed to interface with both C and M8C assembly written applications and consists of the following files:
-
UART to SPI Bridge
PSoC is capable of interfacing with several communication protocols such as UART, SPI, USB, and I2C. It can serve as a bridge between two buses. This application note demonstrates how PSoC's flexibility is used to configure it as a UART to SPI bridge.