Part Details for CS5368-CQZR by Cirrus Logic
Results Overview of CS5368-CQZR by Cirrus Logic
- Distributor Offerings: (6 listings)
- Number of FFF Equivalents: (0 replacements)
- CAD Models: (Request Part)
- Number of Functional Equivalents: (0 options)
- Part Data Attributes: (Available)
- Reference Designs: (Not Available)
Tip: Data for a part may vary between manufacturers. You can filter for manufacturers on the top of the page next to the part image and part number.
CS5368-CQZR Information
CS5368-CQZR by Cirrus Logic is an Analog to Digital Converter.
Analog to Digital Converters are under the broader part category of Converters.
A converter is an electrical circuit that transforms electric energy into a different form that will support a elecrical load needed by a device. Read more about Converters on our Converters part category page.
Price & Stock for CS5368-CQZR
Part # | Distributor | Description | Stock | Price | Buy | |
---|---|---|---|---|---|---|
|
Ameya Holding Limited | LQFP 48/I°/8 CH, 114DB, 192KHZ ADC | 1660 |
|
RFQ | |
DISTI #
CS5368-CQZR
|
Avnet Silica | ADC Single DeltaSigma 192ksps 24bit Serial 48Pin LQFP TR (Alt: CS5368-CQZR) RoHS: Compliant Min Qty: 2000 Package Multiple: 2000 | Silica - 0 |
|
Buy Now | |
|
LCSC | 4.75V5.25V 24 I2S LQFP-48(7x7) ADCs/DACs - Special Purpose ROHS | 131 |
|
$8.0563 / $11.4594 | Buy Now |
|
New Advantage Corporation | LQFP 48/I�/8 CH, 114DB, 192KHZ ADC RoHS: Compliant Min Qty: 1 Package Multiple: 2000 | 80000 |
|
$28.2800 / $30.5600 | Buy Now |
|
Vyrian | Converters | 1377 |
|
RFQ | |
|
Win Source Electronics | IC ADC/AUDIO 24BIT 192K 48LQFP / ADC, Audio 24 b 192k Serial 48-LQFP (7x7) | 4240 |
|
$5.9000 / $7.6208 | Buy Now |
Part Details for CS5368-CQZR
CS5368-CQZR CAD Models
CS5368-CQZR Part Data Attributes
|
CS5368-CQZR
Cirrus Logic
Buy Now
Datasheet
|
Compare Parts:
CS5368-CQZR
Cirrus Logic
ADC, Delta-Sigma, 24-Bit, 1 Func, 8 Channel, Serial Access, PQFP48, LEAD FREE, MS-026, LQFP-48
Select a part to compare: |
Pbfree Code | Yes | |
Rohs Code | Yes | |
Part Life Cycle Code | Obsolete | |
Ihs Manufacturer | CIRRUS LOGIC INC | |
Part Package Code | QFP | |
Package Description | LEAD FREE, MS-026, LQFP-48 | |
Pin Count | 48 | |
Reach Compliance Code | compliant | |
HTS Code | 8542.39.00.01 | |
Factory Lead Time | 17 Weeks | |
Samacsys Manufacturer | Cirrus Logic | |
Analog Input Voltage-Max | 6.24 V | |
Analog Input Voltage-Min | 5.08 V | |
Converter Type | ADC, DELTA-SIGMA | |
JESD-30 Code | S-PQFP-G48 | |
JESD-609 Code | e3 | |
Length | 7 mm | |
Moisture Sensitivity Level | 3 | |
Number of Analog In Channels | 8 | |
Number of Bits | 24 | |
Number of Functions | 1 | |
Number of Terminals | 48 | |
Operating Temperature-Max | 85 °C | |
Operating Temperature-Min | -40 °C | |
Output Bit Code | BINARY | |
Output Format | SERIAL | |
Package Body Material | PLASTIC/EPOXY | |
Package Code | LFQFP | |
Package Equivalence Code | QFP48,.35SQ,20 | |
Package Shape | SQUARE | |
Package Style | FLATPACK, LOW PROFILE, FINE PITCH | |
Peak Reflow Temperature (Cel) | 250 | |
Qualification Status | Not Qualified | |
Sample Rate | 0.216 MHz | |
Seated Height-Max | 1.6 mm | |
Supply Voltage-Nom | 5 V | |
Surface Mount | YES | |
Temperature Grade | INDUSTRIAL | |
Terminal Finish | MATTE TIN | |
Terminal Form | GULL WING | |
Terminal Pitch | 0.5 mm | |
Terminal Position | QUAD | |
Width | 7 mm |
CS5368-CQZR Frequently Asked Questions (FAQ)
-
The recommended power-up sequence is to apply VDD (analog power) first, followed by VCC (digital power), and then the clock signal. This ensures proper device initialization and prevents potential latch-up conditions.
-
To optimize the analog input impedance, use a high-impedance source, such as a buffer amplifier, and ensure the input signal is properly terminated. Additionally, consider using a series resistor and capacitor to filter out high-frequency noise.
-
The CS5368-CQZR supports clock frequencies up to 216 kHz, but the maximum frequency may vary depending on the specific application and system requirements. Consult the datasheet and application notes for more information.
-
To minimize clock jitter and phase noise, use a high-quality clock source, such as a crystal oscillator, and ensure the clock signal is properly filtered and decoupled. Additionally, consider using a clock jitter attenuator or a phase-locked loop (PLL) to further reduce jitter and noise.
-
To ensure optimal performance, follow good layout and routing practices, such as separating analog and digital signals, using ground planes, and minimizing signal trace lengths. Consult the datasheet and application notes for specific layout and routing guidelines.