-
Part Symbol
-
Footprint
-
3D Model
Available Download Formats
By downloading CAD models, you agree to our Terms & Conditions and Privacy Policy
High Speed CMOS Logic Dual Negative-Edge-Triggered J-K Flip-Flops with Reset 14-SOIC -55 to 125
Tip: Data for a part may vary between manufacturers. You can filter for manufacturers on the top of the page next to the part image and part number.
Part # | Manufacturer | Description | Datasheet |
---|---|---|---|
CD74HC107MT | Texas Instruments | High Speed CMOS Logic Dual Negative-Edge-Triggered J-K Flip-Flops with Reset 14-SOIC -55 to 125 |
Part # | Distributor | Description | Stock | Price | Buy | |
---|---|---|---|---|---|---|
DISTI #
2156-CD74HC107MT-ND
|
DigiKey | IC FF JK TYPE DUAL 1BIT 14SOIC Min Qty: 1 Lead time: 6 Weeks Container: Bulk MARKETPLACE PRODUCT |
10000 In Stock |
|
$0.6900 | Buy Now |
DISTI #
296-CD74HC107MTCT-ND
|
DigiKey | IC FF JK TYPE DUAL 1BIT 14SOIC Min Qty: 1 Lead time: 6 Weeks Container: Cut Tape (CT), Digi-Reel®, Tape & Reel (TR) |
570 In Stock |
|
$0.6359 / $1.3600 | Buy Now |
|
Rochester Electronics | CD74HC107 High Speed CMOS Logic Dual Negative-Edge-Triggered J-K Flip-Flops with Reset RoHS: Compliant Status: Obsolete Min Qty: 1 | 10000 |
|
RFQ | |
|
Ameya Holding Limited | IC JK TYPE NEG TRG DUAL 14SOIC | 6500 |
|
RFQ |
By downloading CAD models, you agree to our Terms & Conditions and Privacy Policy
|
CD74HC107MT
Texas Instruments
Buy Now
Datasheet
|
Compare Parts:
CD74HC107MT
Texas Instruments
High Speed CMOS Logic Dual Negative-Edge-Triggered J-K Flip-Flops with Reset 14-SOIC -55 to 125
|
Rohs Code | No | |
Part Life Cycle Code | Obsolete | |
Ihs Manufacturer | TEXAS INSTRUMENTS INC | |
Part Package Code | SOIC | |
Package Description | SOIC-14 | |
Pin Count | 14 | |
Reach Compliance Code | compliant | |
ECCN Code | EAR99 | |
HTS Code | 8542.39.00.01 | |
Samacsys Manufacturer | Texas Instruments | |
Family | HC/UH | |
JESD-30 Code | R-PDSO-G14 | |
JESD-609 Code | e4 | |
Length | 8.65 mm | |
Load Capacitance (CL) | 50 pF | |
Logic IC Type | J-K FLIP-FLOP | |
Max Frequency@Nom-Sup | 20000000 Hz | |
Max I(ol) | 0.006 A | |
Moisture Sensitivity Level | 1 | |
Number of Bits | 2 | |
Number of Functions | 2 | |
Number of Terminals | 14 | |
Operating Temperature-Max | 125 °C | |
Operating Temperature-Min | -55 °C | |
Output Polarity | COMPLEMENTARY | |
Package Body Material | PLASTIC/EPOXY | |
Package Code | SOP | |
Package Equivalence Code | SOP14,.25 | |
Package Shape | RECTANGULAR | |
Package Style | SMALL OUTLINE | |
Packing Method | TR | |
Peak Reflow Temperature (Cel) | 260 | |
Power Supply Current-Max (ICC) | 0.04 mA | |
Prop. Delay@Nom-Sup | 51 ns | |
Propagation Delay (tpd) | 255 ns | |
Qualification Status | Not Qualified | |
Schmitt Trigger | NO | |
Seated Height-Max | 1.75 mm | |
Supply Voltage-Max (Vsup) | 6 V | |
Supply Voltage-Min (Vsup) | 2 V | |
Supply Voltage-Nom (Vsup) | 4.5 V | |
Surface Mount | YES | |
Technology | CMOS | |
Temperature Grade | MILITARY | |
Terminal Finish | NICKEL PALLADIUM GOLD | |
Terminal Form | GULL WING | |
Terminal Pitch | 1.27 mm | |
Terminal Position | DUAL | |
Time@Peak Reflow Temperature-Max (s) | 30 | |
Trigger Type | NEGATIVE EDGE | |
Width | 3.9 mm | |
fmax-Min | 24 MHz |
This table gives cross-reference parts and alternative options found for CD74HC107MT. The Form Fit Function (FFF) tab will give you the options that are more likely to serve as direct pin-to-pin alternates or drop-in parts. The Functional Equivalents tab will give you options that are likely to match the same function of CD74HC107MT, but it may not fit your design. Always verify details of parts you are evaluating, as these parts are offered as suggestions for what you are looking for and are not guaranteed.
Part Number | Description | Manufacturer | Compare |
---|---|---|---|
CD74HC107M96 | J-K FLIP-FLOP | Intersil Corporation | CD74HC107MT vs CD74HC107M96 |
CD74HC107M96E4 | High Speed CMOS Logic Dual Negative-Edge-Triggered J-K Flip-Flops with Reset 14-SOIC -55 to 125 | Texas Instruments | CD74HC107MT vs CD74HC107M96E4 |
CD74HC107ME4 | High Speed CMOS Logic Dual Negative-Edge-Triggered J-K Flip-Flops with Reset 14-SOIC -55 to 125 | Texas Instruments | CD74HC107MT vs CD74HC107ME4 |
CD74HC107MG4 | High Speed CMOS Logic Dual Negative-Edge-Triggered J-K Flip-Flops with Reset 14-SOIC -55 to 125 | Texas Instruments | CD74HC107MT vs CD74HC107MG4 |
CD74HC107M | High Speed CMOS Logic Dual Negative-Edge-Triggered J-K Flip-Flops with Reset 14-SOIC -55 to 125 | Texas Instruments | CD74HC107MT vs CD74HC107M |
CD74HC107M | J-K FLIP-FLOP | Intersil Corporation | CD74HC107MT vs CD74HC107M |