There are no models available for this part yet.
Overview of AD9248 by Analog Devices Inc
Note: Data for a part may vary between manufacturers. You can filter for manufacturers on the top of the page next to the part image and part number.
- Distributor Offerings: ( 0 listings )
- Number of FFF Equivalents: ( 0 replacements )
- CAD Models: ( Request Part )
- Number of Functional Equivalents: ( 0 options )
- Part Data Attributes ( Available )
- Reference Designs: ( Available )
Available Datasheets
| Part # | Manufacturer | Description | Datasheet |
|---|---|---|---|
| AD9248BCPZ-65 | Analog Devices | 14 BIT DUAL 3V CMOS 65 MSPS AD | |
| AD9248BCPZ-40 | Analog Devices | 14 BIT DUAL 3V CMOS 40 MSPS AD | |
| AD9248BSTZ-20 | Analog Devices | 14 BIT DUAL 3V CMOS 20 MSPS AD |
CAD Models for AD9248 by Analog Devices Inc
Part Data Attributes for AD9248 by Analog Devices Inc
|
AD9248
Analog Devices Inc
|
|
|---|---|
|
Samacsys Manufacturer
|
Analog Devices
|
Want to compare parts?
-
AD9248Analog Devices IncVS
-
Resources and Additional Insights for AD9248
Reference Designs related to AD9248
-
CN0320 - An IQ Demodulator-Based IF-to-Baseband Receiver with IF and Baseband Variable Gain and Programmable Baseband Filtering, and Dual ADC
This circuit is a flexible, frequency agile, direct conversion IF-to-baseband receiver. A fixed conversion gain of 5 dB reduces the cascaded noise figure. Variable baseband gain is used to adjust the signal level. The baseband ADC driver also includes a programmable low-pass filter that eliminates out-of-channel blockers and noise.<P>The bandwidth of this filter can be dynamically adjusted as the bandwidth of the input signal changes. This ensures that the available dynamic range of the ADC that this circuit drives is fully used.<P>The core of the circuit is an integrated IQ demodulator with fractional-N PLL and VCO. With just one (variable) reference frequency, the PLL/VCO can provide and a local oscillator (LO) between 750 MHz and 1150 MHz. Precise quadrature balance and low output dc offsets ensure that there is minimal degradation of the error vector magnitude (EVM).<p>The interfaces between all of the components in this circuit are fully differential. Where dc coupling is required between stages, the bias levels of the adjacent stages are compatible with each other.