Part Details for 74LVC1G74GF,115 by NXP Semiconductors
Overview of 74LVC1G74GF,115 by NXP Semiconductors
- Distributor Offerings: (1 listing)
- Number of FFF Equivalents: (0 replacements)
- CAD Models: (Request Part)
- Number of Functional Equivalents: (0 options)
- Part Data Attributes: (Available)
- Reference Designs: (Not Available)
Tip: Data for a part may vary between manufacturers. You can filter for manufacturers on the top of the page next to the part image and part number.
Price & Stock for 74LVC1G74GF,115
Part # | Distributor | Description | Stock | Price | Buy | |
---|---|---|---|---|---|---|
|
Rochester Electronics | 74LVC1G74GF - D Flip-Flop, LVC/LCX/Z Series, 1-Func, Positive Edge Triggered, 1-Bit, Complementary Output, SON-8 ' RoHS: Compliant Status: Obsolete Min Qty: 1 | 2450 |
|
$0.1598 / $0.1880 | Buy Now |
Part Details for 74LVC1G74GF,115
74LVC1G74GF,115 CAD Models
74LVC1G74GF,115 Part Data Attributes
|
74LVC1G74GF,115
NXP Semiconductors
Buy Now
Datasheet
|
Compare Parts:
74LVC1G74GF,115
NXP Semiconductors
74LVC1G74 - Single D-type flip-flop with set and reset; positive edge trigger SON 8-Pin
|
Rohs Code | Yes | |
Part Life Cycle Code | Transferred | |
Ihs Manufacturer | NXP SEMICONDUCTORS | |
Part Package Code | SON | |
Package Description | 1.35 X 1 MM, 0.50 MM HEIGHT, MO-252, SOT-1089, SON-8 | |
Pin Count | 8 | |
Manufacturer Package Code | SOT1089 | |
Reach Compliance Code | compliant | |
Factory Lead Time | 4 Weeks | |
Family | LVC/LCX/Z | |
JESD-30 Code | R-PDSO-N8 | |
JESD-609 Code | e3 | |
Length | 1.35 mm | |
Logic IC Type | D FLIP-FLOP | |
Max Frequency@Nom-Sup | 175000000 Hz | |
Max I(ol) | 0.024 A | |
Moisture Sensitivity Level | 1 | |
Number of Bits | 1 | |
Number of Functions | 1 | |
Number of Terminals | 8 | |
Operating Temperature-Max | 125 °C | |
Operating Temperature-Min | -40 °C | |
Output Polarity | COMPLEMENTARY | |
Package Body Material | PLASTIC/EPOXY | |
Package Code | VSON | |
Package Equivalence Code | SOLCC8,.04,14 | |
Package Shape | RECTANGULAR | |
Package Style | SMALL OUTLINE, VERY THIN PROFILE | |
Packing Method | TR | |
Peak Reflow Temperature (Cel) | 260 | |
Prop. Delay@Nom-Sup | 5.9 ns | |
Propagation Delay (tpd) | 13.4 ns | |
Qualification Status | Not Qualified | |
Seated Height-Max | 0.5 mm | |
Supply Voltage-Max (Vsup) | 5.5 V | |
Supply Voltage-Min (Vsup) | 1.65 V | |
Supply Voltage-Nom (Vsup) | 1.8 V | |
Surface Mount | YES | |
Technology | CMOS | |
Temperature Grade | AUTOMOTIVE | |
Terminal Finish | TIN | |
Terminal Form | NO LEAD | |
Terminal Pitch | 0.35 mm | |
Terminal Position | DUAL | |
Time@Peak Reflow Temperature-Max (s) | 30 | |
Trigger Type | POSITIVE EDGE | |
Width | 1 mm | |
fmax-Min | 200 MHz |