There are no models available for this part yet.
Overview of 74AUP2G80GD,125 by Nexperia
Note: Data for a part may vary between manufacturers. You can filter for manufacturers on the top of the page next to the part image and part number.
- Distributor Offerings: ( 1 listing )
- Number of FFF Equivalents: ( 0 replacements )
- CAD Models: ( Request Part )
- Number of Functional Equivalents: ( 0 options )
- Part Data Attributes ( Available )
- Reference Designs: ( Not Available )
Where used in Applications:
Consumer Electronics
Price & Stock for 74AUP2G80GD,125 by Nexperia
| Part # | Manufacturer | Description | Stock | Price | Buy | ||
|---|---|---|---|---|---|---|---|
|
DISTI #
74AUP2G80GD,125
|
Avnet Americas | Flip Flop D-Type Pos-Edge 2-Element 8-Pin XSON8U - Tape and Reel (Alt: 74AUP2G80GD,125) RoHS: Compliant Min Qty: 2466 Package Multiple: 1 Lead time: 4 Weeks, 0 Days Container: Reel | 171000 Partner Stock |
|
RFQ |
CAD Models for 74AUP2G80GD,125 by Nexperia
Part Data Attributes for 74AUP2G80GD,125 by Nexperia
|
|
|
|---|---|
|
Rohs Code
|
Yes
|
|
Part Life Cycle Code
|
Obsolete
|
|
Ihs Manufacturer
|
NEXPERIA
|
|
Part Package Code
|
SON
|
|
Package Description
|
3 X 2 MM, 0.50 MM HEIGHT, PLASTIC, SOT-996-2, XSON-8
|
|
Pin Count
|
8
|
|
Manufacturer Package Code
|
SOT996-2
|
|
Reach Compliance Code
|
compliant
|
|
HTS Code
|
8542.39.00.01
|
|
Factory Lead Time
|
4 Weeks
|
|
Samacsys Manufacturer
|
Nexperia
|
|
Family
|
AUP/ULP/V
|
|
JESD-30 Code
|
R-PDSO-N8
|
|
JESD-609 Code
|
e4
|
|
Length
|
3 mm
|
|
Load Capacitance (CL)
|
30 pF
|
|
Logic IC Type
|
D FLIP-FLOP
|
|
Max Frequency@Nom-Sup
|
70000000 Hz
|
|
Max I(ol)
|
0.0017 A
|
|
Moisture Sensitivity Level
|
1
|
|
Number of Bits
|
1
|
|
Number of Functions
|
2
|
|
Number of Terminals
|
8
|
|
Operating Temperature-Max
|
125 °C
|
|
Operating Temperature-Min
|
-40 °C
|
|
Output Polarity
|
TRUE
|
|
Package Body Material
|
PLASTIC/EPOXY
|
|
Package Code
|
VSON
|
|
Package Equivalence Code
|
SOLCC8,.11,20
|
|
Package Shape
|
RECTANGULAR
|
|
Package Style
|
SMALL OUTLINE, VERY THIN PROFILE
|
|
Packing Method
|
TR
|
|
Peak Reflow Temperature (Cel)
|
260
|
|
Prop. Delay@Nom-Sup
|
27.2 ns
|
|
Propagation Delay (tpd)
|
27.2 ns
|
|
Qualification Status
|
Not Qualified
|
|
Seated Height-Max
|
0.5 mm
|
|
Supply Voltage-Max (Vsup)
|
3.6 V
|
|
Supply Voltage-Min (Vsup)
|
0.8 V
|
|
Supply Voltage-Nom (Vsup)
|
1.2 V
|
|
Surface Mount
|
YES
|
|
Technology
|
CMOS
|
|
Temperature Grade
|
AUTOMOTIVE
|
|
Terminal Finish
|
NICKEL PALLADIUM GOLD
|
|
Terminal Form
|
NO LEAD
|
|
Terminal Pitch
|
0.5 mm
|
|
Terminal Position
|
DUAL
|
|
Time@Peak Reflow Temperature-Max (s)
|
30
|
|
Trigger Type
|
POSITIVE EDGE
|
|
Width
|
2 mm
|
|
fmax-Min
|
510 MHz
|