Part Details for 74AUP2G02GS,115 by NXP Semiconductors
Overview of 74AUP2G02GS,115 by NXP Semiconductors
- Distributor Offerings: (1 listing)
- Number of FFF Equivalents: (0 replacements)
- CAD Models: (Request Part)
- Number of Functional Equivalents: (0 options)
- Part Data Attributes: (Available)
- Reference Designs: (Not Available)
Tip: Data for a part may vary between manufacturers. You can filter for manufacturers on the top of the page next to the part image and part number.
Applications
Energy and Power Systems
Renewable Energy
Automotive
Price & Stock for 74AUP2G02GS,115
| Part # | Distributor | Description | Stock | Price | Buy | |
|---|---|---|---|---|---|---|
|
|
Rochester Electronics | 74AUP2G02GS - NOR Gate, AUP/ULP/V Series, 2-Func, 2-Input, CMOS, PDSO8 RoHS: Compliant Status: Active Min Qty: 1 | 193500 |
|
$0.0675 / $0.0794 | Buy Now |
Part Details for 74AUP2G02GS,115
74AUP2G02GS,115 CAD Models
74AUP2G02GS,115 Part Data Attributes
|
|
74AUP2G02GS,115
NXP Semiconductors
Buy Now
Datasheet
|
Compare Parts:
74AUP2G02GS,115
NXP Semiconductors
74AUP2G02 - Low-power dual 2-input NOR gate SON 8-Pin
|
| Rohs Code | Yes | |
| Part Life Cycle Code | Transferred | |
| Ihs Manufacturer | NXP SEMICONDUCTORS | |
| Part Package Code | SON | |
| Package Description | 1.35 X 1 MM, 0.35 MM HEIGHT, SOT-1203, SON-8 | |
| Pin Count | 8 | |
| Manufacturer Package Code | SOT1203 | |
| Reach Compliance Code | compliant | |
| Factory Lead Time | 4 Weeks | |
| Family | AUP/ULP/V | |
| JESD-30 Code | R-PDSO-N8 | |
| JESD-609 Code | e3 | |
| Length | 1.35 mm | |
| Load Capacitance (CL) | 30 pF | |
| Logic IC Type | NOR GATE | |
| Max I(ol) | 0.0017 A | |
| Moisture Sensitivity Level | 1 | |
| Number of Functions | 2 | |
| Number of Inputs | 2 | |
| Number of Terminals | 8 | |
| Operating Temperature-Max | 125 °C | |
| Operating Temperature-Min | -40 °C | |
| Package Body Material | PLASTIC/EPOXY | |
| Package Code | VSON | |
| Package Equivalence Code | SOLCC8,.04,14 | |
| Package Shape | RECTANGULAR | |
| Package Style | SMALL OUTLINE, VERY THIN PROFILE | |
| Packing Method | TR | |
| Peak Reflow Temperature (Cel) | 260 | |
| Prop. Delay@Nom-Sup | 24.7 ns | |
| Propagation Delay (tpd) | 24.7 ns | |
| Qualification Status | Not Qualified | |
| Schmitt Trigger | NO | |
| Seated Height-Max | 0.35 mm | |
| Supply Voltage-Max (Vsup) | 3.6 V | |
| Supply Voltage-Min (Vsup) | 0.8 V | |
| Supply Voltage-Nom (Vsup) | 1.1 V | |
| Surface Mount | YES | |
| Technology | CMOS | |
| Temperature Grade | AUTOMOTIVE | |
| Terminal Finish | TIN | |
| Terminal Form | NO LEAD | |
| Terminal Pitch | 0.35 mm | |
| Terminal Position | DUAL | |
| Time@Peak Reflow Temperature-Max (s) | 30 | |
| Width | 1 mm |