Part Details for 100K-ECL-LDM-48 by Engineered Components Co
Results Overview of 100K-ECL-LDM-48 by Engineered Components Co
- Distributor Offerings: (0 listings)
- Number of FFF Equivalents: (0 replacements)
- CAD Models: (Request Part)
- Number of Functional Equivalents: (0 options)
- Part Data Attributes: (Available)
- Reference Designs: (Not Available)
Tip: Data for a part may vary between manufacturers. You can filter for manufacturers on the top of the page next to the part image and part number.
100K-ECL-LDM-48 Information
100K-ECL-LDM-48 by Engineered Components Co is a Delay Line.
Delay Lines are under the broader part category of Logic Components.
Digital logic governs the behavior of signals in electronic circuits, enabling complex decisions based on simple binary inputs (yes/no). Logic components perform operations from these signals. Read more about Logic Components on our Logic part category page.
Available Datasheets
Part # | Manufacturer | Description | Datasheet |
---|---|---|---|
100180FC | Rochester Electronics LLC | 100180 - Adder/Subtractor, 100K Series, 6-Bit, ECL | |
100182FC | Rochester Electronics LLC | 100182 - Adder/Subtractor, 100K Series, 1-Bit, ECL, CQFP24 | |
100353QI | Rochester Electronics LLC | 100353 - D Flip-Flop, 100K Series, 1-Func, Positive Edge Triggered, 8-Bit, True Output, ECL, PQCC28 |
Part Details for 100K-ECL-LDM-48
100K-ECL-LDM-48 CAD Models
100K-ECL-LDM-48 Part Data Attributes
|
100K-ECL-LDM-48
Engineered Components Co
Buy Now
Datasheet
|
Compare Parts:
100K-ECL-LDM-48
Engineered Components Co
Active Delay Line, 1-Func, 7-Tap, True Output, ECL, .300 INCH HEIGHT, DIP-24
Select a part to compare: |
Part Life Cycle Code | Contact Manufacturer | |
Ihs Manufacturer | ENGINEERED COMPONENTS CO | |
Part Package Code | DIP | |
Package Description | QIP, DIP24,.4 | |
Pin Count | 24 | |
Reach Compliance Code | unknown | |
HTS Code | 8542.39.00.01 | |
Additional Feature | BURNED-IN TO LEVEL B OF MIL-STD-883; TYP. ICC = 80MA; MAX RISE TIME & TEMP. COEFF. CAPTURED | |
Family | 100K | |
JESD-30 Code | R-XDIP-P15 | |
Logic IC Type | ACTIVE DELAY LINE | |
Number of Functions | 1 | |
Number of Taps/Steps | 7 | |
Number of Terminals | 15 | |
Operating Temperature-Max | 85 °C | |
Operating Temperature-Min | ||
Output Characteristics | OPEN-EMITTER | |
Output Polarity | TRUE | |
Package Body Material | UNSPECIFIED | |
Package Code | QIP | |
Package Equivalence Code | DIP24,.4 | |
Package Shape | RECTANGULAR | |
Package Style | IN-LINE | |
Programmable Delay Line | NO | |
Prop. Delay@Nom-Sup | 48 ns | |
Qualification Status | Not Qualified | |
Seated Height-Max | 7.62 mm | |
Surface Mount | NO | |
Technology | ECL | |
Temperature Grade | OTHER | |
Terminal Form | PIN/PEG | |
Terminal Pitch | 2.54 mm | |
Terminal Position | DUAL | |
Total Delay-Nom (td) | 48 ns |