XC4020XLA-09PQ240I vs XC4020XL-1PQG240I feature comparison

XC4020XLA-09PQ240I AMD Xilinx

Buy Now Datasheet

XC4020XL-1PQG240I AMD Xilinx

Buy Now Datasheet
Pbfree Code No
Rohs Code No Yes
Part Life Cycle Code Obsolete Obsolete
Ihs Manufacturer XILINX INC XILINX INC
Part Package Code QFP QFP
Package Description PLASTIC, QFP-240 FQFP,
Pin Count 240 240
Reach Compliance Code unknown compliant
HTS Code 8542.39.00.01 8542.39.00.01
Additional Feature CAN ALSO USE 40000 GATES MAX USABLE 20000 LOGIC GATES
Clock Frequency-Max 227 MHz 200 MHz
Combinatorial Delay of a CLB-Max 1.1 ns 1.3 ns
JESD-30 Code S-PQFP-G240 S-PQFP-G240
JESD-609 Code e0 e3
Length 32 mm 32 mm
Moisture Sensitivity Level 3 3
Number of CLBs 784 784
Number of Equivalent Gates 13000 13000
Number of Inputs 193
Number of Logic Cells 1862
Number of Outputs 193
Number of Terminals 240 240
Organization 784 CLBS, 13000 GATES 784 CLBS, 13000 GATES
Package Body Material PLASTIC/EPOXY PLASTIC/EPOXY
Package Code FQFP FQFP
Package Equivalence Code QFP240,1.3SQ,20
Package Shape SQUARE SQUARE
Package Style FLATPACK, FINE PITCH FLATPACK, FINE PITCH
Peak Reflow Temperature (Cel) 225 245
Programmable Logic Type FIELD PROGRAMMABLE GATE ARRAY FIELD PROGRAMMABLE GATE ARRAY
Qualification Status Not Qualified Not Qualified
Seated Height-Max 4.1 mm 4.1 mm
Supply Voltage-Max 3.6 V 3.6 V
Supply Voltage-Min 3 V 3 V
Supply Voltage-Nom 3.3 V 3.3 V
Surface Mount YES YES
Technology CMOS CMOS
Terminal Finish Tin/Lead (Sn85Pb15) MATTE TIN
Terminal Form GULL WING GULL WING
Terminal Pitch 0.5 mm 0.5 mm
Terminal Position QUAD QUAD
Time@Peak Reflow Temperature-Max (s) 30 30
Width 32 mm 32 mm
Base Number Matches 1 1

Compare XC4020XLA-09PQ240I with alternatives

Compare XC4020XL-1PQG240I with alternatives