SM4K-67132V-55FHXXX:R vs 71421LA55JI feature comparison

SM4K-67132V-55FHXXX:R Temic Semiconductors

Buy Now Datasheet

71421LA55JI Integrated Device Technology Inc

Buy Now Datasheet
Part Life Cycle Code Transferred Obsolete
Ihs Manufacturer TEMIC SEMICONDUCTORS INTEGRATED DEVICE TECHNOLOGY INC
Reach Compliance Code unknown compliant
Access Time-Max 55 ns 55 ns
JESD-30 Code S-CQCC-N48 S-PQCC-J52
Memory Density 16384 bit 16384 bit
Memory IC Type MULTI-PORT SRAM MULTI-PORT SRAM
Memory Width 8 8
Number of Functions 1 1
Number of Ports 2 2
Number of Terminals 48 52
Number of Words 2048 words 2048 words
Number of Words Code 2000 2000
Operating Mode ASYNCHRONOUS ASYNCHRONOUS
Operating Temperature-Max 125 °C 85 °C
Operating Temperature-Min -55 °C -40 °C
Organization 2KX8 2KX8
Output Characteristics 3-STATE 3-STATE
Output Enable YES
Package Body Material CERAMIC, METAL-SEALED COFIRED PLASTIC/EPOXY
Package Code QCCN QCCJ
Package Shape SQUARE SQUARE
Package Style CHIP CARRIER CHIP CARRIER
Parallel/Serial PARALLEL PARALLEL
Qualification Status Not Qualified Not Qualified
Standby Voltage-Min 2 V 2 V
Supply Voltage-Max (Vsup) 5.5 V 5.5 V
Supply Voltage-Min (Vsup) 4.5 V 4.5 V
Supply Voltage-Nom (Vsup) 5 V 5 V
Surface Mount YES YES
Technology CMOS CMOS
Temperature Grade MILITARY INDUSTRIAL
Terminal Form NO LEAD J BEND
Terminal Position QUAD QUAD
Base Number Matches 2 1
Pbfree Code No
Rohs Code No
Part Package Code LCC
Package Description 0.750 X 0.750 INCH, 0.170 INCH HEIGHT, PLASTIC, LCC-52
Pin Count 52
ECCN Code EAR99
HTS Code 8542.32.00.41
I/O Type COMMON
JESD-609 Code e0
Length 19.1262 mm
Moisture Sensitivity Level 3
Package Equivalence Code LDCC52,.8SQ
Peak Reflow Temperature (Cel) 225
Seated Height-Max 4.572 mm
Standby Current-Max 0.004 A
Supply Current-Max 0.14 mA
Terminal Finish TIN LEAD
Terminal Pitch 1.27 mm
Time@Peak Reflow Temperature-Max (s) 20
Width 19.1262 mm

Compare 71421LA55JI with alternatives