J112LTR vs J113D75Z feature comparison

J112LTR Temic Semiconductors

Buy Now Datasheet

J113D75Z Texas Instruments

Buy Now Datasheet
Part Life Cycle Code Obsolete Transferred
Ihs Manufacturer TEMIC SEMICONDUCTORS NATIONAL SEMICONDUCTOR CORP
Reach Compliance Code unknown unknown
ECCN Code EAR99 EAR99
Additional Feature LOW INSERTION LOSS
Configuration SINGLE SINGLE
Drain-source On Resistance-Max 50 Ω 100 Ω
FET Technology JUNCTION JUNCTION
Feedback Cap-Max (Crss) 5 pF
JEDEC-95 Code TO-226AA TO-92
JESD-30 Code O-PBCY-W3 O-PBCY-T3
Number of Elements 1 1
Number of Terminals 3 3
Operating Mode DEPLETION MODE DEPLETION MODE
Package Body Material PLASTIC/EPOXY PLASTIC/EPOXY
Package Shape ROUND ROUND
Package Style CYLINDRICAL CYLINDRICAL
Polarity/Channel Type N-CHANNEL N-CHANNEL
Qualification Status Not Qualified Not Qualified
Surface Mount NO NO
Terminal Form WIRE THROUGH-HOLE
Terminal Position BOTTOM BOTTOM
Transistor Application SWITCHING SWITCHING
Transistor Element Material SILICON SILICON
Base Number Matches 1 2
Package Description CYLINDRICAL, O-PBCY-T3

Compare J112LTR with alternatives