We use Cookies to give you best experience on our website. By using our website and services, you expressly agree to the placement of our performance, functionality and advertising cookies. Please see our Privacy Policy for more information.

Register or Sign In

IDT71421SA25JG vs 71V321L25JG feature comparison

IDT71421SA25JG Integrated Device Technology Inc

Buy Now Datasheet

71V321L25JG Integrated Device Technology Inc

Buy Now Datasheet
Pbfree Code Yes Yes
Rohs Code Yes Yes
Part Life Cycle Code Transferred Transferred
Ihs Manufacturer INTEGRATED DEVICE TECHNOLOGY INC INTEGRATED DEVICE TECHNOLOGY INC
Part Package Code LCC PLCC
Package Description QCCJ, LDCC52,.8SQ 0.750 X 0.750 INCH, 0.170 INCH HEIGHT, GREEN, PLASTIC, LCC-52
Pin Count 52 52
Reach Compliance Code compliant compliant
ECCN Code EAR99 EAR99
HTS Code 8542.32.00.41 8542.32.00.41
Access Time-Max 25 ns 25 ns
Additional Feature AUTOMATIC POWER DOWN
I/O Type COMMON COMMON
JESD-30 Code S-PQCC-J52 S-PQCC-J52
JESD-609 Code e3 e3
Length 19.1262 mm 19.1262 mm
Memory Density 16384 bit 16384 bit
Memory IC Type MULTI-PORT SRAM MULTI-PORT SRAM
Memory Width 8 8
Moisture Sensitivity Level 1 1
Number of Functions 1 1
Number of Ports 2 2
Number of Terminals 52 52
Number of Words 2048 words 2048 words
Number of Words Code 2000 2000
Operating Mode ASYNCHRONOUS ASYNCHRONOUS
Operating Temperature-Max 70 °C 85 °C
Operating Temperature-Min -40 °C
Organization 2KX8 2KX8
Output Characteristics 3-STATE 3-STATE
Package Body Material PLASTIC/EPOXY PLASTIC/EPOXY
Package Code QCCJ QCCJ
Package Equivalence Code LDCC52,.8SQ LDCC52,.8SQ
Package Shape SQUARE SQUARE
Package Style CHIP CARRIER CHIP CARRIER
Parallel/Serial PARALLEL PARALLEL
Peak Reflow Temperature (Cel) 260 260
Qualification Status Not Qualified Not Qualified
Seated Height-Max 4.572 mm 4.572 mm
Standby Current-Max 0.015 A 0.0015 A
Standby Voltage-Min 4.5 V 2 V
Supply Current-Max 0.22 mA 0.1 mA
Supply Voltage-Max (Vsup) 5.5 V 3.6 V
Supply Voltage-Min (Vsup) 4.5 V 3 V
Supply Voltage-Nom (Vsup) 5 V 3.3 V
Surface Mount YES YES
Technology CMOS CMOS
Temperature Grade COMMERCIAL INDUSTRIAL
Terminal Finish Matte Tin (Sn) - annealed MATTE TIN
Terminal Form J BEND J BEND
Terminal Pitch 1.27 mm 1.27 mm
Terminal Position QUAD QUAD
Time@Peak Reflow Temperature-Max (s) 30 30
Width 19.1262 mm 19.1262 mm
Base Number Matches 1 2
Manufacturer Package Code PLG52
Date Of Intro 1988-01-01
Memory » SRAMs
Memory » SRAMs

Compare IDT71421SA25JG with alternatives

Compare 71V321L25JG with alternatives