IDT7130LA100L52
vs
AMS3-67130L-35:D
feature comparison
All Stats
Differences Only
Pbfree Code
Rohs Code
Part Life Cycle Code
Obsolete
Transferred
Ihs Manufacturer
INTEGRATED DEVICE TECHNOLOGY INC
TEMIC SEMICONDUCTORS
Part Package Code
LCC
Package Description
QCCN, LCC52,.75SQ
Pin Count
52
Reach Compliance Code
not_compliant
unknown
ECCN Code
EAR99
HTS Code
8542.32.00.41
Access Time-Max
100 ns
35 ns
Additional Feature
INTERRUPT FLAG; AUTOMATIC POWER-DOWN
I/O Type
COMMON
JESD-30 Code
S-CQCC-N52
S-PQCC-J52
JESD-609 Code
e0
Length
19.05 mm
Memory Density
8192 bit
8192 bit
Memory IC Type
MULTI-PORT SRAM
MULTI-PORT SRAM
Memory Width
8
8
Number of Functions
1
1
Number of Ports
2
2
Number of Terminals
52
52
Number of Words
1024 words
1024 words
Number of Words Code
1000
1000
Operating Mode
ASYNCHRONOUS
ASYNCHRONOUS
Operating Temperature-Max
70 °C
125 °C
Operating Temperature-Min
-40 °C
Organization
1KX8
1KX8
Output Characteristics
3-STATE
3-STATE
Output Enable
YES
YES
Package Body Material
CERAMIC, METAL-SEALED COFIRED
PLASTIC/EPOXY
Package Code
QCCN
QCCJ
Package Equivalence Code
LCC52,.75SQ
Package Shape
SQUARE
SQUARE
Package Style
CHIP CARRIER
CHIP CARRIER
Parallel/Serial
PARALLEL
PARALLEL
Qualification Status
Not Qualified
Not Qualified
Seated Height-Max
2.2098 mm
Standby Current-Max
0.0015 A
Standby Voltage-Min
2 V
2 V
Supply Current-Max
0.13 mA
Supply Voltage-Max (Vsup)
5.5 V
5.5 V
Supply Voltage-Min (Vsup)
4.5 V
4.5 V
Supply Voltage-Nom (Vsup)
5 V
5 V
Surface Mount
YES
YES
Technology
CMOS
CMOS
Temperature Grade
COMMERCIAL
AUTOMOTIVE
Terminal Finish
TIN LEAD
Terminal Form
NO LEAD
J BEND
Terminal Pitch
1.27 mm
Terminal Position
QUAD
QUAD
Width
19.05 mm
Base Number Matches
1
2
Compare IDT7130LA100L52 with alternatives