CD82C50A-5 vs CS82C50A-5Z96 feature comparison

CD82C50A-5 Harris Semiconductor

Buy Now Datasheet

CS82C50A-5Z96 Intersil Corporation

Buy Now Datasheet
Rohs Code No
Part Life Cycle Code Obsolete Transferred
Ihs Manufacturer HARRIS SEMICONDUCTOR INTERSIL CORP
Package Description DIP, DIP40,.6 QCCJ, LDCC44,.7SQ
Reach Compliance Code unknown compliant
HTS Code 8542.31.00.01 8542.31.00.01
Additional Feature TWO MODEM CONTROL I/OS USABLE AS GENERAL PURPOSE I/OS; ICC_MAX AT FEXT = 2.4576MHZ
Address Bus Width 2 3
Boundary Scan NO NO
Bus Compatibility 8086; 8088 80C86; 80C88
Clock Frequency-Max 16 MHz 10 MHz
Communication Protocol ASYNC, BIT ASYNC, BIT
Data Encoding/Decoding Method NRZ
Data Transfer Rate-Max 0.125 MBps 0.0762939453125 MBps
External Data Bus Width 8 8
JESD-30 Code R-GDIP-T40 S-PQCC-J44
JESD-609 Code e0 e3
Low Power Mode YES YES
Number of DMA Channels
Number of I/O Lines
Number of Serial I/Os 1 1
Number of Terminals 40 44
On Chip Data RAM Width
Operating Temperature-Max 70 °C 70 °C
Operating Temperature-Min
Package Body Material CERAMIC, GLASS-SEALED PLASTIC/EPOXY
Package Code DIP QCCJ
Package Equivalence Code DIP40,.6 LDCC44,.7SQ
Package Shape RECTANGULAR SQUARE
Package Style IN-LINE CHIP CARRIER
Qualification Status Not Qualified Not Qualified
RAM (words) 0
Supply Current-Max 6 mA
Supply Voltage-Max 5.5 V 5.5 V
Supply Voltage-Min 4.5 V 4.5 V
Supply Voltage-Nom 5 V 5 V
Surface Mount NO YES
Technology CMOS CMOS
Temperature Grade COMMERCIAL COMMERCIAL
Terminal Finish Tin/Lead (Sn/Pb) MATTE TIN
Terminal Form THROUGH-HOLE J BEND
Terminal Pitch 2.54 mm 1.27 mm
Terminal Position DUAL QUAD
uPs/uCs/Peripheral ICs Type SERIAL IO/COMMUNICATION CONTROLLER, SERIAL SERIAL IO/COMMUNICATION CONTROLLER, SERIAL
Base Number Matches 1 1
Part Package Code PLCC
Pin Count 44
Length 16.585 mm
Moisture Sensitivity Level 4
Peak Reflow Temperature (Cel) 260
Seated Height-Max 4.57 mm
Time@Peak Reflow Temperature-Max (s) 30
Width 16.585 mm

Compare CD82C50A-5 with alternatives

Compare CS82C50A-5Z96 with alternatives