ADSP-21061KS-133
vs
ADSP-21020KG-80
feature comparison
All Stats
Differences Only
Pbfree Code
Rohs Code
Part Life Cycle Code
Obsolete
Active
Ihs Manufacturer
ANALOG DEVICES INC
ROCHESTER ELECTRONICS LLC
Part Package Code
QFP
PGA
Package Description
MQFP-240
CERAMIC, PGA-223
Pin Count
240
223
Manufacturer Package Code
SP-240
Reach Compliance Code
unknown
unknown
ECCN Code
3A991.A.2
HTS Code
8542.31.00.01
Address Bus Width
32
24
Barrel Shifter
YES
YES
Bit Size
32
Boundary Scan
YES
YES
Clock Frequency-Max
33 MHz
20 MHz
External Data Bus Width
48
48
Format
FLOATING POINT
FLOATING POINT
Integrated Cache
NO
Internal Bus Architecture
MULTIPLE
MULTIPLE
JESD-30 Code
S-PQFP-G240
S-CPGA-P223
JESD-609 Code
e0
e0
Length
32 mm
Low Power Mode
NO
YES
Moisture Sensitivity Level
3
Number of DMA Channels
6
Number of External Interrupts
3
Number of Serial I/Os
2
Number of Terminals
240
223
Number of Timers
1
On Chip Data RAM Width
32
Operating Temperature-Max
85 °C
70 °C
Operating Temperature-Min
Package Body Material
PLASTIC/EPOXY
CERAMIC, METAL-SEALED COFIRED
Package Code
HFQFP
PGA
Package Equivalence Code
HQFP240,1.37SQ,20
Package Shape
SQUARE
SQUARE
Package Style
FLATPACK, HEAT SINK/SLUG, FINE PITCH
GRID ARRAY
Peak Reflow Temperature (Cel)
225
NOT SPECIFIED
Qualification Status
Not Qualified
COMMERCIAL
RAM (words)
16384
Seated Height-Max
4.1 mm
Supply Current-Max
595 mA
Supply Voltage-Max
5.25 V
5.5 V
Supply Voltage-Min
4.75 V
4.5 V
Supply Voltage-Nom
5 V
5 V
Surface Mount
YES
NO
Technology
CMOS
CMOS
Temperature Grade
COMMERCIAL EXTENDED
COMMERCIAL
Terminal Finish
TIN LEAD
TIN LEAD
Terminal Form
GULL WING
PIN/PEG
Terminal Pitch
0.5 mm
Terminal Position
QUAD
PERPENDICULAR
Width
32 mm
uPs/uCs/Peripheral ICs Type
DIGITAL SIGNAL PROCESSOR, OTHER
DIGITAL SIGNAL PROCESSOR, OTHER
Base Number Matches
1
2
Additional Feature
SINGLE CYCLE INSTR EXECUTION; 100 MFLOPS PEAK; 66 MFLOPS SUSTAINED; ADDRESSING OF PAGE MODE DRAM
Time@Peak Reflow Temperature-Max (s)
NOT SPECIFIED
Compare ADSP-21061KS-133 with alternatives