7202LA20PI vs 7202LA20PDG feature comparison

7202LA20PI Integrated Device Technology Inc

Buy Now Datasheet

7202LA20PDG Integrated Device Technology Inc

Buy Now Datasheet
Pbfree Code No Yes
Rohs Code No Yes
Part Life Cycle Code Transferred Transferred
Ihs Manufacturer INTEGRATED DEVICE TECHNOLOGY INC INTEGRATED DEVICE TECHNOLOGY INC
Part Package Code DIP DIP
Package Description DIP, DIP, DIP28,.6
Pin Count 28 28
Reach Compliance Code compliant compliant
ECCN Code EAR99 EAR99
HTS Code 8542.32.00.71 8542.32.00.71
Access Time-Max 20 ns 20 ns
JESD-30 Code R-PDIP-T28 R-PDIP-T28
JESD-609 Code e0 e3
Length 36.576 mm 36.576 mm
Memory Density 9216 bit 9216 bit
Memory Width 9 9
Number of Functions 1 1
Number of Terminals 28 28
Number of Words 1024 words 1024 words
Number of Words Code 1000 1000
Operating Mode ASYNCHRONOUS ASYNCHRONOUS
Operating Temperature-Max 85 °C 70 °C
Operating Temperature-Min -40 °C
Organization 1KX9 1KX9
Output Enable NO NO
Package Body Material PLASTIC/EPOXY PLASTIC/EPOXY
Package Code DIP DIP
Package Shape RECTANGULAR RECTANGULAR
Package Style IN-LINE IN-LINE
Parallel/Serial PARALLEL PARALLEL
Qualification Status Not Qualified Not Qualified
Seated Height-Max 4.699 mm 4.699 mm
Supply Voltage-Max (Vsup) 5.5 V 5.5 V
Supply Voltage-Min (Vsup) 4.5 V 4.5 V
Supply Voltage-Nom (Vsup) 5 V 5 V
Surface Mount NO NO
Technology CMOS CMOS
Temperature Grade INDUSTRIAL COMMERCIAL
Terminal Finish TIN LEAD Matte Tin (Sn) - annealed
Terminal Form THROUGH-HOLE THROUGH-HOLE
Terminal Pitch 2.54 mm 2.54 mm
Terminal Position DUAL DUAL
Width 15.24 mm 15.24 mm
Base Number Matches 1 1
Additional Feature RETRANSMIT
Clock Frequency-Max (fCLK) 33.3 MHz
Cycle Time 30 ns
Memory IC Type OTHER FIFO
Moisture Sensitivity Level 1
Package Equivalence Code DIP28,.6
Peak Reflow Temperature (Cel) 260
Standby Current-Max 0.005 A
Supply Current-Max 0.08 mA
Time@Peak Reflow Temperature-Max (s) 30

Compare 7202LA20PI with alternatives

Compare 7202LA20PDG with alternatives