67C4501-50J vs 7201LA50JG feature comparison

67C4501-50J AMD

Buy Now Datasheet

7201LA50JG Renesas Electronics Corporation

Buy Now Datasheet
Pbfree Code No
Rohs Code No Yes
Part Life Cycle Code Obsolete Active
Ihs Manufacturer ADVANCED MICRO DEVICES INC RENESAS ELECTRONICS CORP
Part Package Code DIP
Package Description DIP, DIP28,.6 GREEN, PLASTIC, LCC-32
Pin Count 28
Reach Compliance Code unknown compliant
ECCN Code EAR99
HTS Code 8542.32.00.71
Access Time-Max 50 ns 50 ns
Cycle Time 65 ns 65 ns
JESD-30 Code R-GDIP-T28 R-PQCC-J32
JESD-609 Code e0 e3
Length 37.1475 mm 13.97 mm
Memory Density 4608 bit 4608 bit
Memory IC Type OTHER FIFO BI-DIRECTIONAL FIFO
Memory Width 9 9
Number of Functions 1 1
Number of Terminals 28 32
Number of Words 512 words 512 words
Number of Words Code 512 512
Operating Mode ASYNCHRONOUS ASYNCHRONOUS
Operating Temperature-Max 70 °C 70 °C
Operating Temperature-Min
Organization 512X9 512X9
Output Characteristics 3-STATE
Output Enable NO NO
Package Body Material CERAMIC, GLASS-SEALED PLASTIC/EPOXY
Package Code DIP QCCJ
Package Equivalence Code DIP28,.6 LDCC32,.5X.6
Package Shape RECTANGULAR RECTANGULAR
Package Style IN-LINE CHIP CARRIER
Parallel/Serial PARALLEL PARALLEL
Qualification Status Not Qualified Not Qualified
Seated Height-Max 5.588 mm 3.55 mm
Supply Voltage-Max (Vsup) 5.5 V 5.5 V
Supply Voltage-Min (Vsup) 4.5 V 4.5 V
Supply Voltage-Nom (Vsup) 5 V 5 V
Surface Mount NO YES
Technology CMOS CMOS
Temperature Grade COMMERCIAL COMMERCIAL
Terminal Finish TIN LEAD Matte Tin (Sn) - annealed
Terminal Form THROUGH-HOLE J BEND
Terminal Pitch 2.54 mm 1.27 mm
Terminal Position DUAL QUAD
Width 15.24 mm 11.43 mm
Base Number Matches 1 1
Additional Feature RETRANSMIT
Clock Frequency-Max (fCLK) 15 MHz
Moisture Sensitivity Level 3
Peak Reflow Temperature (Cel) 260
Standby Current-Max 0.005 A
Supply Current-Max 0.08 mA
Time@Peak Reflow Temperature-Max (s) 30

Compare 67C4501-50J with alternatives

Compare 7201LA50JG with alternatives