5962-8685913LA vs 5962-8685914LA feature comparison

5962-8685913LA Integrated Device Technology Inc

Buy Now Datasheet

5962-8685914LA Matra Design Semiconductor

Buy Now
Pbfree Code No
Rohs Code No No
Part Life Cycle Code Obsolete Obsolete
Ihs Manufacturer INTEGRATED DEVICE TECHNOLOGY INC MATRA DESIGN SEMICONDUCTOR
Part Package Code DIP
Package Description 0.300 INCH, CERDIP-24
Pin Count 24
Reach Compliance Code not_compliant unknown
ECCN Code 3A001.A.2.C 3A001.A.2.C
HTS Code 8542.32.00.41 8542.32.00.41
Access Time-Max 55 ns 55 ns
I/O Type COMMON COMMON
JESD-30 Code R-GDIP-T24 R-XDIP-T24
JESD-609 Code e0 e0
Length 32.004 mm
Memory Density 65536 bit 65536 bit
Memory IC Type STANDARD SRAM STANDARD SRAM
Memory Width 4 4
Number of Functions 1
Number of Ports 1
Number of Terminals 24 24
Number of Words 16384 words 16384 words
Number of Words Code 16000 16000
Operating Mode ASYNCHRONOUS ASYNCHRONOUS
Operating Temperature-Max 125 °C 125 °C
Operating Temperature-Min -55 °C -55 °C
Organization 16KX4 16KX4
Output Characteristics 3-STATE 3-STATE
Output Enable YES
Package Body Material CERAMIC, GLASS-SEALED CERAMIC
Package Code DIP DIP
Package Equivalence Code DIP24,.3 DIP24,.3
Package Shape RECTANGULAR RECTANGULAR
Package Style IN-LINE IN-LINE
Parallel/Serial PARALLEL PARALLEL
Qualification Status Not Qualified Not Qualified
Screening Level 38535Q/M;38534H;883B 38535Q/M;38534H;883B
Seated Height-Max 5.08 mm
Standby Current-Max 0.001 A 0.025 A
Standby Voltage-Min 2 V 4.5 V
Supply Current-Max 0.09 mA 0.09 mA
Supply Voltage-Max (Vsup) 5.5 V
Supply Voltage-Min (Vsup) 4.5 V
Supply Voltage-Nom (Vsup) 5 V 5 V
Surface Mount NO NO
Technology CMOS CMOS
Temperature Grade MILITARY MILITARY
Terminal Finish TIN LEAD Tin/Lead (Sn/Pb) - hot dipped
Terminal Form THROUGH-HOLE THROUGH-HOLE
Terminal Pitch 2.54 mm 2.54 mm
Terminal Position DUAL DUAL
Width 7.62 mm
Base Number Matches 1 1

Compare 5962-8685913LA with alternatives

Compare 5962-8685914LA with alternatives