54ACT398DM vs HD74LV175AFP feature comparison

54ACT398DM Fairchild Semiconductor Corporation

Buy Now Datasheet

HD74LV175AFP Renesas Electronics Corporation

Buy Now Datasheet
Rohs Code No
Part Life Cycle Code Obsolete Contact Manufacturer
Ihs Manufacturer FAIRCHILD SEMICONDUCTOR CORP RENESAS ELECTRONICS CORP
Part Package Code DIP SOIC
Package Description DIP, DIP20,.3 SOP,
Pin Count 20 16
Reach Compliance Code unknown compliant
HTS Code 8542.39.00.01 8542.39.00.01
Additional Feature FOUR 2:1 MUX FOLLOWED BY REGISTER
Family ACT LV/LV-A/LVX/H
JESD-30 Code R-GDIP-T20 R-PDSO-G16
JESD-609 Code e0
Load Capacitance (CL) 50 pF
Logic IC Type D FLIP-FLOP D FLIP-FLOP
Max I(ol) 0.024 A
Number of Bits 4 4
Number of Functions 1 1
Number of Terminals 20 16
Operating Temperature-Max 125 °C 85 °C
Operating Temperature-Min -55 °C -40 °C
Output Polarity COMPLEMENTARY COMPLEMENTARY
Package Body Material CERAMIC, GLASS-SEALED PLASTIC/EPOXY
Package Code DIP SOP
Package Equivalence Code DIP20,.3
Package Shape RECTANGULAR RECTANGULAR
Package Style IN-LINE SMALL OUTLINE
Qualification Status Not Qualified Not Qualified
Seated Height-Max 5.08 mm 2.2 mm
Supply Voltage-Max (Vsup) 5.5 V 5.5 V
Supply Voltage-Min (Vsup) 4.5 V 2 V
Supply Voltage-Nom (Vsup) 5 V 2.5 V
Surface Mount NO YES
Technology CMOS CMOS
Temperature Grade MILITARY INDUSTRIAL
Terminal Finish TIN LEAD
Terminal Form THROUGH-HOLE GULL WING
Terminal Pitch 2.54 mm 1.27 mm
Terminal Position DUAL DUAL
Trigger Type POSITIVE EDGE POSITIVE EDGE
Width 7.62 mm 5.5 mm
Base Number Matches 3 2
Length 10.06 mm
Propagation Delay (tpd) 27 ns
fmax-Min 125 MHz

Compare 54ACT398DM with alternatives

Compare HD74LV175AFP with alternatives